Physics · VLSI Design
जैसे-जैसे CMOS तकनीक उप-माइकॉन और नैनोमीटर रेंज में छोटी (scales down) होती जाती है, कौन सा परजीवी प्रभाव (parasitic effect) तेजी से गंभीर हो जाता है, जिससे उच्च स्टैंडबाय बिजली की खपत होती है?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1फैन-आउट सीमा (Fan-out limitation)
- 2गेट रिसाव धारा (Gate leakage current)✓
- 3जंक्शन धारिता (Junction capacitance)
- 4प्रसार विलंब में वृद्धि (Propagation delay increase)
सही उत्तर देखें
गेट रिसाव धारा (Gate leakage current)
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Physics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice VLSI Design MCQs →Want more practice questions on VLSI Design?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Physics · VLSI Design