Physics · VLSI Design
As CMOS technology scales down into the sub-micron and nanometer range, which parasitic effect becomes increasingly severe, leading to high standby power consumption?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1Fan-out limitation
- 2Gate leakage current✓
- 3Junction capacitance
- 4Propagation delay increase
Correct answer
Gate leakage current
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Physics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice VLSI Design MCQs →Want more practice questions on VLSI Design?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Physics · VLSI Design