Computer Science · Computer Organization and Architecture
एक प्रोसेसर डिज़ाइन टीम निर्देश निष्पादन (instruction execution) की दक्षता का विश्लेषण कर रही है। वे देखते हैं कि परिवर्तनीय लंबाई वाले निर्देशों के कारण डिकोडिंग में देरी होती है। किस प्रकार का आर्किटेक्चर इस समस्या को कम करेगा?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1RISC✓
- 2CISC
- 3VLIW
- 4स्टैक-आधारित (Stack-based)
सही उत्तर देखें
RISC
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Computer Science?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Computer Organization and Architecture MCQs →Want more practice questions on Computer Organization and Architecture?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Computer Science · Computer Organization and Architecture