Mathematics · Computer Architecture
A 4-way set-associative cache of size 64 KB is used in a system with a 32-bit physical address space. If each cache line size is 16 bytes, and the address is divided into TAG, INDEX, and BLOCK OFFSET fields, what is the number of bits in the TAG field?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 120
- 218✓
- 319
- 421
Correct answer
18
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Mathematics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Computer Architecture MCQs →Want more practice questions on Computer Architecture?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Mathematics · Computer Architecture