Computer Science · Computer Organization and Architecture
प्रोसेसर डिज़ाइन में मल्टी-लेवल कैशे पदानुक्रम (multi-level cache hierarchy) का उपयोग करने का प्राथमिक स्थापत्य (architectural) लाभ क्या है?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1औसत मेमोरी एक्सेस विलंबता (average memory access latency) में कमी✓
- 2हार्ड डिस्क ड्राइव की रीड/राइट स्पीड में सुधार
- 3समग्र सक्रिय बिजली खपत में कमी
- 4भौतिक मुख्य मेमोरी (main memory) क्षमता में वृद्धि
सही उत्तर देखें
औसत मेमोरी एक्सेस विलंबता (average memory access latency) में कमी
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Computer Science?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Computer Organization and Architecture MCQs →Want more practice questions on Computer Organization and Architecture?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Computer Science · Computer Organization and Architecture