Electronics Engineering · CMOS Technology
जैसे-जैसे CMOS तकनीक का पैमाना छोटा (scales down) होता है, कौन सा परजीवी प्रभाव (parasitic effect) उत्तरोत्तर गंभीर हो जाता है?
- 1फैन-आउट सीमा (Fan-out limitation)
- 2गेट लीकेज करंट (Gate leakage current)✓
- 3जंक्शन धारिता (Junction capacitance)
- 4प्रसार विलंब (Propagation delay) में वृद्धि
सही उत्तर देखें
गेट लीकेज करंट (Gate leakage current)
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Preparing for Electronics Engineering?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Want more practice questions on CMOS Technology?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Electronics Engineering · CMOS Technology