Physics · Semiconductor Electronics
Two logic gates are connected in series such that the outputs are monitored. For an AND gate followed by a NOT gate (forming a NAND configuration), if both inputs are A = 1 and B = 1, then the intermediate output y1 (before inversion) and final output y2 (after inversion) respectively are:
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 11, 1
- 20, 1
- 31, 0✓
- 40, 0
Correct answer
1, 0
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Physics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Semiconductor Electronics MCQs →Want more practice questions on Semiconductor Electronics?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Physics · Semiconductor Electronics