Electronics Engineering · Sequential Circuits
The J input of a JK flip-flop is connected to logic 1. The K input is connected to Q' (Q complement) of the same flip-flop. Assume that the flip-flop is initially cleared (Q = 0) and then 6 clock pulses are applied. What is the output sequence at Q?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1010101
- 2011111✓
- 3011001
- 4010010
Correct answer
011111
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Electronics Engineering?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Sequential Circuits MCQs →Want more practice questions on Sequential Circuits?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Electronics Engineering · Sequential Circuits