Computer Science · Computer Architecture
In the 4-state MESI cache coherence protocol, if a data item 'b' in processor Pi's cache is currently in the 'Exclusive' state after a read hit, what state will 'b' transition to after Pi performs a write hit on 'b'?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1Invalid
- 2Modified✓
- 3Exclusive
- 4Shared
Correct answer
Modified
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Computer Science?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Computer Architecture MCQs →Want more practice questions on Computer Architecture?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Computer Science · Computer Architecture