Electronics Engineering · Digital Logic Families
In standard TTL (Transistor-Transistor Logic) gates, if the maximum LOW-level output voltage (VOL) is 0.4 V, what is the maximum acceptable LOW-level input voltage (VIL) for guaranteed noise immunity?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 10.4 V
- 21.2 V
- 31.6 V
- 40.8 V✓
Correct answer
0.8 V
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Electronics Engineering?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Digital Logic Families MCQs →Want more practice questions on Digital Logic Families?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Electronics Engineering · Digital Logic Families