Physics · Semiconductor Electronics
In a logic circuit containing a NAND gate followed by a NOT gate (effectively forming an AND gate operation), if the inputs are A = 0, B = 1, and C = 1, the outputs of the intermediate NAND gate (y1) and the final NOT gate (y2) are respectively:
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 10, 0
- 21, 0✓
- 30, 1
- 41, 1
Correct answer
1, 0
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Physics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Semiconductor Electronics MCQs →Want more practice questions on Semiconductor Electronics?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Physics · Semiconductor Electronics