Electronics Engineering · Digital Electronics
In a clocked SR latch, when inputs S = 0, R = 0, and the clock input CLK = X (don't care), what will be the state of the output?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 1Set
- 2Reset
- 3Invalid
- 4No change✓
Correct answer
No change
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Electronics Engineering?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Digital Electronics MCQs →Want more practice questions on Digital Electronics?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Electronics Engineering · Digital Electronics