Computer Science · Computer Organization and Architecture
A byte-addressable computer system has a maximum addressable memory of 8 gigabytes. If its address bus width is 32 bits, what is the width of the data bus required to access 8 GB of memory space simultaneously if the architecture supports word-level addressing for that capacity?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 116 bits✓
- 28 bits
- 364 bits
- 432 bits
Correct answer
16 bits
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Computer Science?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Computer Organization and Architecture MCQs →Want more practice questions on Computer Organization and Architecture?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Computer Science · Computer Organization and Architecture