Physics · Digital Electronics
A 4-bit Serial-In Parallel-Out (SIPO) right shift register has an initial content of 1010. If the serial input is fed from the output of an exclusive-NOR (XNOR) gate whose inputs are the two least significant bits of the register, what will be the content of the register after 3 clock cycles?
Verified Solution4 OptionsUpdated: October 2026👁️1 View
Share:
- 11101
- 20111✓
- 31110
- 40101
Correct answer
0111
Download Single Question PDF
Save this question and verified answer as a clean study sheet with live clickable link.
👥
Share with Friends & Study Groups
Challenge your peer aspirants on WhatsApp or Telegram to solve this question!
Online Test Series
Start Free Mock Test →Preparing for Physics?
Practice full-length mock tests with real exam timers, instant score analysis, and all-India ranking.
Chapter Practice
Practice Digital Electronics MCQs →Want more practice questions on Digital Electronics?
Solve complete topic-wise tests with detailed solutions on GkGet.
Related Practice Questions
Recommended practice questions in Physics · Digital Electronics